Integration

短名
Journal Impact2.39
国际分区ENGINEERING, ELECTRICAL & ELECTRONIC(Q3)
期刊索引SCI Q3中科院 3 区
ISSN0167-9260, 1872-7522
h-index46
国内分区工程技术(3区)工程技术计算机硬件(4区)工程技术工程电子与电气(4区)

Integration's aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.

期刊主页投稿网址
涉及主题计算机科学工程类物理电气工程数学电子工程量子力学操作系统嵌入式系统程序设计语言电信算法材料科学光电子学经济计算机网络生物热力学并行计算计算机硬件人工智能
出版信息出版商: Elsevier B.V.出版周期: Quarterly期刊类型: journal
基本数据创刊年份: 1983原创研究文献占比100.00%自引率:9.10%Gold OA占比: 5.26%
平均审稿周期 网友分享经验:>12周,或约稿来源Elsevier官网:平均12.8周
平均录用比例网友分享经验:容易

期刊引文格式

这些示例是对学术期刊文章的引用,以及它们应该如何出现在您的参考文献中。

并非所有期刊都按卷和期组织其已发表的文章,因此这些字段是可选的。有些电子期刊不提供页面范围,而是列出文章标识符。在这种情况下,使用文章标识符而不是页面范围是安全的。

只有1位作者的期刊

有2位作者的期刊

有3位作者的期刊

有5位以上作者的期刊

书籍引用格式

以下是创作和编辑的书籍的参考文献的示例。

学位论文引用格式

网页引用格式

这些示例是对网页的引用,以及它们应该如何出现在您的参考文献中。

专利引用格式

最新文章

Editorial Board

2024-11-1

Efficient deployment of Single Shot Multibox Detector network on FPGAs

2024-11-1

Universal gates as a cornerstone for next-generation configurable ring oscillator PUFs

2024-11-1

A fully floating memristor emulator with long-term memory

2024-11-1

A general and accurate pattern search method for various scenarios

2024-9-12

<mml:math xmlns:mml="http://www.w3.org/1998/Math/MathML" display="inline" id="d1e757" altimg="si68.svg"><mml:mrow><mml:mn>2</mml:mn><mml:mo linebreak="goodbreak" linebreakstyle="after">×</mml:mo><mml:mtext>VDD</mml:mtext></mml:mrow></mml:math> IO buffer with <mml:math xmlns:mml="http://www.w3.org/1998/Math/MathML" display="inline" id="d1e767" altimg="si4.svg"><mml:mrow><mml:mn>1</mml:mn><mml:mo linebreak="goodbreak" linebreakstyle="after">×</mml:mo><mml:mtext>VDD</mml:mtext></mml:mrow></mml:…

2024-9-1

A local positive feedback loop-reused technique for enhancing performance of folded cascode amplifier

2024-9-1

Two stage ordered escape routing combined with LP and heuristic algorithm for large scaled PCB

2024-9-1

LA-ring based non-linear components: Application to image security

2024-9-1

A pseudo resistor with temperature self-adaptive scheme

2024-9-1

SET-detection low complexity burst error correction codes for SRAM protection

2024-9-1

A 10T SRAM Architecture with 40% Enhanced Throughput for IMC Applications Benchmarked with CIFAR-10 Dataset

2024-9-1

Integrating error correction and detection techniques in RISC-V processor microarchitecture for enhanced reliability

2024-9-1

Synchronous control of memristive Hindmarsh-Rose neuron models with extreme multistability

2024-9-1

A Wide-Output Buck DC-DC Power Management IC

2024-9-1

A low voltage input boost converter with novel switch driver enhancement technology for indoor solar energy harvesting

2024-9-1

A 3D-Stack DRAM-based PNM Architecture Design

2024-9-1

Editorial Board

2024-9-1

Design of A prototype 128 × 128 ROIC array for 2.6 μm-wavelength SWIR image sensor applications

2024-9-1

A fast test compaction method using dedicated Pure MaxSAT solver embedded in DFT flow

2024-8-23

Pre-route timing prediction and optimization with graph neural network models

2024-8-19

Implementation of a fully integrated memristive Chua’s chaotic circuit with a voltage-controlled oscillator

2024-8-12

Design and hardware implementation of 4D memristive hyperchaotic map with rich initial-relied and parameter-relied dynamics

2024-8-8

A fast hardware accelerator for nighttime fog removal based on image fusion

2024-8-8

Experimental analysis of irregularly shaped octagonal on-chip inductors for improving area-efficiency in CMOS RFICs for millimeter wave applications

2024-8-1

Electronically tunable single FTFNTA-based universal memelement emulator using only grounded passive elements

2024-8-1

A fast and high-performance global router with enhanced congestion control

2024-8-1

A Novel Tunable Capacitively-Copuled Instrumentation Amplifier With 14.4 nV/√(Hz) Noise and 190.47 nW Micro-power for ECG Applications

2024-8-1

Gate All around Carbon Nanotube Field Effect Transistor espoused Discrepancy Cascode Pass Transistor Adiabatic Logic for Ultra-Low Power Application

2024-8-1

Clock mesh synthesis through dynamic programming with physical parameters consideration

2024-8-1

A three-stage single-miller CMOS OTA with no lower load capacitor limit

2024-8-1

An analytical placement algorithm with looking-ahead routing topology optimization

2024-8-1

Integrated Electrical Silicon Interconnects for Short-Range High-Speed Millimeter-Wave and Terahertz Communications

2024-8-1

A 15.13 mW 3.2 GHz 8-bit carry look-ahead adder using single-phase all-N-transistor logic

2024-7-1

Matching Constraint Extraction for Analog Integrated Circuits Layout via Edge Classify

2024-7-1

Integration mixer: An efficient mixed neural network for memory dynamic stability analysis in high dimensional variation space

2024-7-1

Design of CMOS fully differential multipath two-stage OTA with boosted slew rate and power efficiency

2024-7-1

DAFA: Dynamic approximate full adders for high area and energy efficiency

2024-7-1

A memristive neural network with features of asymmetric coexisting attractors and large-scale amplitude control

2024-7-1

Enhancing cell delay accuracy in post-placed netlists using ensemble tree-based algorithms

2024-7-1

High-Performance Power Spectral/Bispectral Estimator for Biomedical Signal Processing Applications using Novel Memory-Based FFT Processor

2024-7-1

Adaptive Prairie Dog Optimization Based Variable Length Conditional Counter for Designing Multiplier

2024-7-1

An area efficient 64 point Radix-<mml:math xmlns:mml="http://www.w3.org/1998/Math/MathML" display="inline" id="d1e950" altimg="si35.svg"><mml:msup><mml:mrow><mml:mn>4</mml:mn></mml:mrow><mml:mrow><mml:mn>2</mml:mn></mml:mrow></mml:msup></mml:math> MDC FFT architecture for OFDM applications

2024-7-1

Placement legalization for heterogeneous cells of non-integer multiple-heights

2024-7-1

A novel low-resource consumption and high-speed hardware implementation of hog feature extraction on fpga for human detection

2024-7-1

High-performance anti-series diode ring amplifier for switched capacitor circuits

2024-7-1

Nature inspired algorithm based design of near ideal fractional order low pass Chebyshev filters and their realization using OTAs and CCII

2024-7-1

FPGA-Based Control System for Real-Time Driving of UHD Micro-LED Display with Color Calibration

2024-7-1

An enhanced logistic chaotic map based tweakable speech encryption algorithm

2024-7-1

Re-configurable parallel feed-forward neural network implementation using FPGA

2024-7-1

帮你贴心管理全部的文献

研飞ivySCI,高效的论文管理

投稿经验分享

分享我的经验,帮你走得更远

Built withby Ivy Science
Copyright © 2020-2024
版权所有:南京青藤格致信息科技有限公司